Old Web
English
Sign In
Acemap
>
Paper
>
A 1.4-pJ/b, power-scalable 16×12-Gb/s source-synchronous I/O with DFE receiver in 32nm SOI CMOS technology
A 1.4-pJ/b, power-scalable 16×12-Gb/s source-synchronous I/O with DFE receiver in 32nm SOI CMOS technology
2014
Timothy O. Dickson
Yong Liu
Sergey V. Rylov
Ankur Agrawal
Seongwon Kim
Ping-Hsuan Hsieh
John F. Bulzacchelli
Mark A. Ferriss
Herschel A. Ainspan
Alexander V. Rylyakov
Benjamin D. Parker
Christian W. Baks
Lei Shan
Young H. Kwark
Jose A. Tierno
Daniel J. Friedman
Keywords:
Source-synchronous
Electronic engineering
Computer science
CMOS
Silicon on insulator
Input/output
Electrical engineering
Scalability
soi cmos technology
Correction
Source
Cite
Save
Machine Reading By IdeaReader
5
References
0
Citations
NaN
KQI
[]