Old Web
English
Sign In
Acemap
>
Paper
>
A BIST Architecture For At-Speed DRAM Testing
A BIST Architecture For At-Speed DRAM Testing
2001
Shi-Yu Huang
Ding-Ming Kwai
Chris Huang
Keywords:
Parallel computing
Architecture
CMOS
Dram
Computer science
Embedded system
Correction
Cite
Save
Machine Reading By IdeaReader
8
References
0
Citations
NaN
KQI
[]