Empirical minimization of the number of integrated circuits synthesizing a function

Starting from a simple symbolism representing the AND, OR, NAND and NOR gates (i.e. bubble symbolism), a graphical frame of typical ICs is used to minimize the number of NAND-NOR ICs used for the synthesis of logical functions. This procedure is convenient for reducing crosstalk during image treatment in real time.