Worst-case test vectors of FPGAs exposed to total dose

We introduce a novel methodology for identifying the worst-case test vector for flash-based FPGA devices exposed to total ionizing dose based on cell-level fault models of delay failures.