Optimized Power Delivery for 3D IC Technology Using Grind Side Redistribution Layers

This paper addresses the issue of delivering power to high performance 3D stacks such as a processor on cache stack. Through Silicon Vias (TSVs) with their associated keep out zones (KOZ) occupy only a small fraction of the die (