Old Web
English
Sign In
Acemap
>
Paper
>
On PLL Layouts Evaluation based on Transistor-array Style
On PLL Layouts Evaluation based on Transistor-array Style
2015
Miura Yuki
Nanri Atsushi
Dong-qing
Nakatake Shigetoshi
Keywords:
Electronic engineering
Transistor array
Phase-locked loop
Computer science
Electrical engineering
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]