Bit synchronisation in Gbit/s range using dual gate GaAs m.e.s.f.e.t.s

Bit synchronisation at 1 and 2 Gbit/s including pulse width reduction is achieved using dual gate GaAs m.e.s.f.e.t.s. Circuits and time behaviour of input-, clock- and output signals are shown.