The Improvement and Implementation of iSLIP Algorithm Based on FPGA

High-efficiency scheduling algorithm ensures the high throughput rate of switching network and high utilization rate of bandwidth. In order to reduce the communication time delay and BER (Bit Error Rate) of data transmission, we improve the iSLIP scheduling algorithm and achieve a better performance of high speed switching system by using less FPGA resources.