Low insertion loss Ka-band SPST switch using S-GCPW designs
2012
This paper presented 28 GHz single-pole-single-throw switch using a 0.18 μm CMOS process. The CMOS transistors are designed to have a high substrate resistance to minimize the insertion loss and improve power handling capability. The SPST switch has insertion loss of −7.2 dB and isolation is greater than-29 dB at 24 GHz.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
8
References
0
Citations
NaN
KQI