Old Web
English
Sign In
Acemap
>
Paper
>
Combination of LOCOS and BOX Isolation for Submicron CMOS Technology
Combination of LOCOS and BOX Isolation for Submicron CMOS Technology
1989
Zeller
Stelz
Keywords:
Optoelectronics
Logic gate
Transistor
CMOS
Computer science
Isolation (database systems)
Threshold voltage
LOCOS
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]