A VLSI 128-channel data link control
1987
A controller with a 160K transistor automatically extracted from a behavorial description and fabricated in 1μm CMOS will be described. The chip is 367×390 mils, attaining a device density of 0.9mil 2 per transistor and dissipates 600mW at a clock rate of 8MHz.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
2
References
3
Citations
NaN
KQI