Old Web
English
Sign In
Acemap
>
Paper
>
ATPG for Faults Analysis in VLSI Circuits Using Immune Genetic Algorithm
ATPG for Faults Analysis in VLSI Circuits Using Immune Genetic Algorithm
2012
P. K. Chakrabarty
S. N. Patnaik
Keywords:
Parallel computing
Computer science
Very-large-scale integration
Automatic test pattern generation
immune genetic algorithm
Correction
Source
Cite
Save
Machine Reading By IdeaReader
10
References
0
Citations
NaN
KQI
[]