Design Space Exploration of Pipelined MPSoCs

A pipelined MPSoC’s stages need to be balanced for maximal utilisation of the processors to achieve high throughput with reduced area footprint and reduced power consumption. This chapter addresses the problem of optimising a pipelined MPSoC’s area footprint.