350°C CMOS logic process

A dielectrically isolated self-aligned silicon gate CMOS process designed for high temperature operation is described. Component characteristics over the 25°C to 325°C range are presented. Circuit operation to 380°C is demonstrated. Circuit and process modifications which could extend operating temperature to about 450°C are suggested.