Fine pitch package mounting with TAB tape

The authors describe the basic concepts, development, assembly, and qualification testing of a ceramic leaded package for high-pin-count VLSI (>200 I/Os). The design has been aimed at achieving high-speed logic, testability, and reliability for a small pitch ( >