3D semiconductor device with stacked memory
2017
A semiconductor device including: a first memory cell including a first transistor; and a second memory cell including a second transistor, where the second transistor overlays the first transistor and the second transistor is self-aligned to the first transistor, where access to the first memory cell is controlled by at least one junction-less transistor, and where the junction-less transistor is not part of the first memory cell and the second memory cell.
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
243
References
0
Citations
NaN
KQI