29.2 A transmitter and receiver for 100Gb/s coherent networks with integrated 4*64GS/s 8b ADCs and DACs in 20nm CMOS

2017 
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []