High-speed CMOS I/O buffer circuits
1992
Very high-speed off-chip data rates have been difficult to achieve in CMOS technologies. An all-CMOS set of I/O buffer circuits, which use current-mode and impedance matching techniques, capable of transmitting off-chip at 1-Gb/s data rates is described. The circuits are also compatible with voltage-mode signal levels for ECL input and MOS output circuits. >
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
3
References
22
Citations
NaN
KQI