Design of Transmission Gate VCO and Dynamic PFD for Low Power CMOS PLL
2008
To realize the high speed and low power CMOS PLL(Phase Locked Loop), the new circuits of VCO and PFD is designed in transistor level. In the VCO, the high speed and low power is realized using transmission‐gate(TG) with an adaptive delay cell and low supply sensitivity. This delay cell has a built‐in compensation circuit that senses and corrects the delay variation caused by supply fluctuation. And in the PFD, low power and small chip area is realized with the dynamic inverter. A fully CMOS PLL using these components has been designed based 0.6μm CMOS technology and its SPICE model. SPICE simulation results show that at 2.5V supply voltage, the designed PLL can operate over 1000MHz and dissipate power less than 50mW.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI