Architectural support for the cache based vector computation

The possibility of providing vector computation support to microprocessors is studied. It is suggested that frame registers pointing to vector elements stored in the cache can be used to stream data to and from vector arithmetic pipelines.