Old Web
English
Sign In
Acemap
>
Paper
>
Improving the scalability of multi-FPGA stencil computations through highly customizable HDL templates
Improving the scalability of multi-FPGA stencil computations through highly customizable HDL templates
2018
Enrico Reggiani
Keywords:
Computer science
Template
Computation
Scalability
Parallel computing
Field-programmable gate array
Stencil
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]