A Conflict-free Scheduler for High-performance Graph Processing on Multi-pipeline FPGAs

WangQinggang,Zhenglong,ZhaoJieshan,LiaoXiaofei,Jinhai,XueJingling

A Conflict-free Scheduler for High-performance Graph Processing on Multi-pipeline FPGAs

2020

WangQinggang
Zhenglong
ZhaoJieshan
LiaoXiaofei
Jinhai
XueJingling

FPGA-based graph processing accelerators are nowadays equipped with multiple pipelines for hardware acceleration of graph computations. However, their multi-pipeline efficiency can suffer greatly f...

Keywords:

Computation
Hardware acceleration
Pipeline transport
Graph
Field-programmable gate array
Parallel computing
conflict free
Computer science

Correction
Source
Cite
Save
Machine Reading By IdeaReader

References

Citations