Old Web
English
Sign In
Acemap
>
Paper
>
On-Chip Verification of NoCs Using Assertion Processors
On-Chip Verification of NoCs Using Assertion Processors
2007
Kakoee
Neishaburi
Daneshtalab
safari
Navabi
Keywords:
network routing
Error detection and correction
logic testing
Assertion
boundary scan testing
Network on a chip
Computer science
Embedded system
Correction
Source
Cite
Save
Machine Reading By IdeaReader
6
References
1
Citations
NaN
KQI
[]