Influence of gate length on ESD-performance for deep submicron CMOS technology
2001
Abstract ESD-performance of grounded-gate nMOS protection structures has been observed for a standard 0.25 μm CMOS epitaxial layer based technology. The shortest gate lengths show unexpectedly lower ESD-thresholds, leading to an optimum performance for longer gate length devices attributed to the trade off between power dissipation and melt volume of the parasitic bipolar.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
3
References
18
Citations
NaN
KQI