DESIGN OF A PARALLEL VLSI PROCESSOR FOR ROAD EXTRACTION BASED ON LOGIC-IN-MEMORY ARCHITECTURE

This paper describes the design of a road extraction VLSI (Very Large Scale Integration) processor that is designed to keep the data transfer bottleneck between processing elements to a minimum. It involves a algorithm that is based on parallel processing and logic- in-memory architecture.