Old Web
English
Sign In
Acemap
>
Paper
>
Poly-Si/HfSiO/SiO_2ゲート構造を用いた低電力、高速HfSiOゲート CMOS FET
Poly-Si/HfSiO/SiO_2ゲート構造を用いた低電力、高速HfSiOゲート CMOS FET
2004
tosiyuki iwamoto
suguru ogura
saneyuki terai
kei hitosi watanabe
heizi watanabe
nobuyuki igarasi
makoto miyamura
tooru tatumi
tetusi saitou
ayu kaori morioka
kouzi watanabe
yukisige saitou
yuuko yabe
taeko igarasi
kouzi zou saki
yasunori motizuki
tooru saijou
Keywords:
Pattern recognition
Computer science
High-κ dielectric
Optoelectronics
Artificial intelligence
CMOS
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]