Old Web
English
Sign In
Acemap
>
Paper
>
A hierarchical layout to circuit extractor using a finite state approach
A hierarchical layout to circuit extractor using a finite state approach
1983
J. Annevelink
P. Dewilde
J.T. Fokkema
Keywords:
Integrated circuit layout
Design layout record
IC layout editor
Physical design
Electrical network
Circuit diagram
Circuit extraction
Equivalent circuit
Electronic engineering
Computer science
Extractor
Algorithm
Parallel computing
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
2
Citations
NaN
KQI
[]