Old Web
English
Sign In
Acemap
>
Paper
>
Test generation for clock-domain crossing faults in integrated circuits
Test generation for clock-domain crossing faults in integrated circuits
2012
Karimi
Chakrabarty
Gupta
Patil
Keywords:
test
Integrated circuit
Synchronization (computer science)
Automatic test pattern generation
Clock domain crossing
Computer science
Computer hardware
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]