ESD characterization and design guidelines for interconnects in 28nm CMOS
2014
This paper reports comprehensive transient electrostatic discharge (ESD) characterization of backend interconnects in a foundry 28nm CMOS. Testing results reveal details on metal current handling capability and on-chip ESD protection ability. ESD design guidelines for interconnects are provided for chip-level ESD protection circuit designs in 28nm CMOS.
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
3
References
4
Citations
NaN
KQI