Harmonic distortion in switched current cells due to settling error

An analysis of the harmonic distortion in an SI cell produced by the non-linear settling error is presented. Two approaches for computing the harmonic components are addressed: discrete-time Fourier transform and power-series expansion. A compact and flexible expression is obtained with series expansion. The effect of charge sharing effect is included in the model. An alternative expression is presented if only the settling error magnitude is required.