Efficient VHDL Code Generation for Digital Receiver Design

The process of designing an ASIC implementation of a digital receiver is carried out on different levels of abstraction. This often involves the error-prone transition between different description styles which imposes obstacles on the joint optimization of algorithm and architecture.