Essential - integration of ESD verification methodologies

Integrating DRC-like and Topology checks and in addition, incorporation of clamp interconnect resistance from Interconnect checks during ESD verification of SoC is presented. The benefit of integrating these three static methodologies together is shown by the detection of new critical constructions and the automatic waiving of uncritical ones.