Old Web
English
Sign In
Acemap
>
Paper
>
Minimizing leakage power in aging-bounded high-level synthesis with design time multi-
Minimizing leakage power in aging-bounded high-level synthesis with design time multi-
2010
Yibo Chen
Yuan Xie
Yu Wang
Andres Takach
Keywords:
Real-time computing
Electronic engineering
Leakage (electronics)
Threshold voltage
Negative-bias temperature instability
High-level synthesis
Computer science
Bounded function
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]