Old Web
English
Sign In
Acemap
>
Paper
>
Efficiency of Logic Minimization Techniques for Cryptographic Hardware Implementation
Efficiency of Logic Minimization Techniques for Cryptographic Hardware Implementation
2019
Shashank Raghuraman
Keywords:
Circuit minimization for Boolean functions
Minification
Cryptography
Logic synthesis
Computer hardware
System on a chip
Computer science
Embedded system
cryptographic hardware
Correction
Source
Cite
Save
Machine Reading By IdeaReader
2
References
0
Citations
NaN
KQI
[]