language-icon Old Web
English
Sign In

Full Line Rate

2011 
edu.cn Abstract-The current router or switch products provide Gigabit Ethernet interfaces. High-speed FPGA design technology is used to achieve full line rate Gigabit Ethernet testing, this paper describes the software and hardware design of technical solutions, and FPGA design of the main idea of the internal procedures is described in more detail. Test results show that the design ideas and solutions can meet the requirement on the full line rate Gigabit Ethernet performance testing.
    • Correction
    • Cite
    • Save
    • Machine Reading By IdeaReader
    1
    References
    0
    Citations
    NaN
    KQI
    []