Old Web
English
Sign In
Acemap
>
Paper
>
Test Mode for FIR Filter Design Using FPGA
Test Mode for FIR Filter Design Using FPGA
2019
Ahmed K. Jameil
Yasir Amer Abbas
Saad Al-Azawi
Saad Albawi
Keywords:
fir filter design
Very-large-scale integration
Computer hardware
Computer science
Field-programmable gate array
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]