A SYSTEM FOR TRADING IN THE AUSTRALIAN ELECTRICITY FUTURES MARKET USING GENETIC ALGORITHMS AND REINFORCEMENT LEARNING
2008
A redundancy determination circuit receiving an address signal from an address bus outputs a replacement signal when a set address matches the received address. A multiplexer activates any spare activation signal line that activates respective redundant memory arrays provided in the row direction and column direction in a memory bank at a predetermined timing. The redundancy determination circuit can set the address to use a redundant memory array in either the row direction or the column direction. Therefore, the number of redundancy determination circuits can be reduced.
Keywords:
- Correction
- Cite
- Save
- Machine Reading By IdeaReader
6
References
0
Citations
NaN
KQI