Analysis of Parameter Variability Depending on FinFET Wafer Location

We have a large set of I-V measurements for FinFET devices fabricated by 14 nm bulk technology. In this paper we study the variability of the measured FinFET I-V characteristics and in particular the drain current IDS and the threshold voltage at zero bulk bias VT0 depending on the transistors’ relative position on the silicon wafer.