Old Web
English
Sign In
Acemap
>
Paper
>
Implementation of TFET Spice Model for Ultra-Low Power Circuit Analysis
Implementation of TFET Spice Model for Ultra-Low Power Circuit Analysis
2015
Tanaka Chika
Hokazono Akira
Adachi Kanna
Goto Masakazu
Kondo Yoshiyuki
Sugizaki Emiko
Fujimatsu Motohiko
Hara Hiroyuki
Miyano Shinji
Kushida Keiichi
Kawanaka Shigeru
Keywords:
Spice
Network analysis
Electronic engineering
Computer science
ultra low power
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]