Old Web
English
Sign In
Acemap
>
Paper
>
Erratum: optimizing latency in Xilinx FPGA implementations of the GBT
Erratum: optimizing latency in Xilinx FPGA implementations of the GBT
2011
Steffen Muschter
S Baron
Christian Bohm
J. P Cachemiche
C. Soos
Keywords:
Optics
Parallel computing
Field-programmable gate array
Physics
FPGA prototype
Implementation
Latency (engineering)
Embedded system
fpga implementations
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
1
Citations
NaN
KQI
[]