Old Web
English
Sign In
Acemap
>
Paper
>
AI hardware models and circuit architectures toward application of FeFETs as three-terminal analog memory devices
AI hardware models and circuit architectures toward application of FeFETs as three-terminal analog memory devices
2019
Takashi Morie
Masataka Harada
Mitsue Takahashi
Shigeki Sakai
Keywords:
Computer hardware
Computer science
analog memory
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]