Old Web
English
Sign In
Acemap
>
Paper
>
Design and Investigation of Gate Stacked Vertical TFET with N+ SiGe Pocket Doped Heterojunction for Performance Enhancement
Design and Investigation of Gate Stacked Vertical TFET with N+ SiGe Pocket Doped Heterojunction for Performance Enhancement
2021
Gupta S
Wariya S
Singh S
Keywords:
Heterojunction
Doping
performance enhancement
Materials science
Optoelectronics
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]