Design and Investigation of Gate Stacked Vertical TFET with N+ SiGe Pocket Doped Heterojunction for Performance Enhancement

2021 
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []