Old Web
English
Sign In
Acemap
>
Paper
>
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
2011
Komatsu
Ishihara
Hariyama
Kameyama
Keywords:
Throughput (business)
Field-programmable gate array
power demand
Converters
DUAL (cognitive architecture)
Phase (waves)
Computer hardware
Encoding (memory)
Architecture
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
2
References
1
Citations
NaN
KQI
[]