language-icon Old Web
English
Sign In

NPU ASIC chip tester

1995 
NPU ASIC chip tester is a low cost, functional tester. It can test chips in three modes: off-line, on-line, interactive. It can test chips that have up to 128 pins. Each test driver of this tester is programmable independently. Its hardware is implemented mainly using Xilinx FPGAs. It has a powerful software package, which facilitates the design of test programs and the analysis of test results. This software package also provides interfaces with many current EDA tools.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []