Old Web
English
Sign In
Acemap
>
Paper
>
Using System-Level Timing Analysis for the Evaluation and Synthesis of Automotive Architectures
Using System-Level Timing Analysis for the Evaluation and Synthesis of Automotive Architectures
2007
Marco Di Natale
Wei Zheng
Paolo Giusto
Keywords:
Real-time computing
Static timing analysis
CAN bus
Automotive industry
Computer science
activation model
Automotive engineering
system level
Link group
Correction
Source
Cite
Save
Machine Reading By IdeaReader
19
References
1
Citations
NaN
KQI
[]