DSP implementation of very low bit rate videoconferencing system

1997 
A real-time full-duplex videoconferencing system using parallel DSPs is described. Effective strategies for H.263 video coding have been developed to improve the efficiency of the system. Further speed-up is achieved by utilising multiple DSP processors. The video codec is integrated with a G.723.1 speech codec to form an H.324 compliant bitstream, using H.223 multiplex and H.245 control protocols.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    3
    Citations
    NaN
    KQI
    []