Fault-tolerant VLSI processor array for the SVD

Dynamic reconfiguration techniques are presented for a two-dimensional systolic array for the singular value decomposition (SVD) of a matrix. Extra computation time is not required, since idle time inherent in the array is exploited. This scheme does not require additional spare processors and is easily implemented in VLSI. Only minor hardware and communication time increases within each processing element are required. >