Old Web
English
Sign In
Acemap
>
Paper
>
Design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic
Design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic
2006
Galanis
Dimitroulakos
Goutis
Keywords:
parallel processing
Computer science
Design flow
Computer hardware
Software pipelining
Correction
Source
Cite
Save
Machine Reading By IdeaReader
12
References
0
Citations
NaN
KQI
[]