Empirical modeling of the parasitic npn bipolar transistor in Silicon

The parasitic npn bipolar in Silicon is a source of ESD and latchup failures in integrated circuit designs. This work develops an empirical and scalable model where both current density and geometrical factors are included. It can be applied to assess latchup risk for a broad range of current injection levels.