Paired FinFET Charge Trap Flash Memory for Vertical High Density Storage
2006
A new type of memory, paired FinFET charge trap memory is reported. It consists of two split silicon fins and insulator between them. Two channels are formed on the outer surface of silicon so doubled integration density can be achieved. We successfully fabricated paired FinFET SONOS devices. It shows good program and erase characteristics. Independent programming on each storage nodes is demonstrated. The circuit configuration for NAND flash application is also proposed
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
2
References
15
Citations
NaN
KQI